| Subject: | output reg declaration should call signal_decl twice |
In the attached file, the declaration
output reg sum;
should be interpreted as if it had been
output sum;
reg sum;
In other words, Verilog::SigParser should call signal_decl twice, once
with keyword "output" and once with keyword "reg".
| Subject: | pr693.v |