Bug #27045 for Verilog-Perl: signal_decl not called for definitions in port list

None of the signals for module "ansireg" in the attached file have signal_decl called for them by Verilog::SigParser. They are defined in the module statement itself: module ansireg(input clk, reset, input [7:0] d, output reg [7:0] q );