| Subject: | Scalar memory parsed as vector |
In the attached file, the scalar memory "mem" parses as
reg [12:2] mem;
instead of
reg mem [12:2];
in the callbacks of Verilog::SigParser to signal_decl.
| Subject: | memidxrng.v |
RT for rt.cpan.org
RT for rt.cpan.org
This queue is for tickets about the Verilog-Perl CPAN distribution.
|
The Basics
People
|
Bug Information
|