Skip Menu |

Preferred bug tracker

Please visit the preferred bug tracker to report your issue.

This queue is for tickets about the Verilog-Perl CPAN distribution.

Report information
The Basics
Id: 26999
Status: rejected
Priority: 0/
Queue: Verilog-Perl

People
Owner: Nobody in particular
Requestors: nodine [...] cpan.org
Cc:
AdminCc:

Bug Information
Severity: Normal
Broken in: 2.373
Fixed in: (no value)



Subject: Verilog::Preproc requires newline at end of file
Verilog::Preproc returns an error %Error: ../testsuite/no_newline.v:1: EOF (missing return?) in define value because there is no newline at the end of file. One of the source verilog files in a common commercially licensed core has this issue. There should be some option that allows suppressing this error.
Subject: no_newline.v
Download no_newline.v
application/tkgate 14b

Message body not shown because it is not plain text.

The IEEE spec states in 19.3.1 that "The first newline not preceeded by a backslash shall end the macro text." Since their define never has a newline, their code is wrong. I don't want to add options to parse code that violates the spec and is also exceedingly uncommon (since I've only seen it once ever.) Sorry.
Subject: Re: [rt.cpan.org #26999] Verilog::Preproc requires newline at end of file
Date: Tue, 08 May 2007 10:40:40 -0500
To: bug-Verilog-Perl [...] rt.cpan.org
From: Mark Nodine <nodine [...] intrinsity.com>
That's reasonable. I guess we should report the error to the company that produced the Verilog. Thanks.