Skip Menu |

Preferred bug tracker

Please visit the preferred bug tracker to report your issue.

This queue is for tickets about the Verilog-Perl CPAN distribution.

Report information
The Basics
Id: 26141
Status: resolved
Priority: 0/
Queue: Verilog-Perl
People
Owner: Nobody in particular
Requestors: nodine [...] cpan.org
Cc:
AdminCc:
Bug Information
Severity: Important
Broken in:
  • 2.372
  • 2.373
Fixed in: 3.000
Attachments
wireassign.v

History Show all quoted text
  Fri Apr 06 16:27:54 2007 nodine [...] cpan.org - Ticket created
Subject: Combined wire declaration/assignments
A wire declaration that combines an assignment results in incorrect information being passed to signal_decl. In the attached file, signal_decl gets called correctly with "b[0:3]" and then incorrectly with "a[2]" and "b[2]" (a re-declaration). Using perl5.8.0 and perl 5.8.8 on Linux.
Subject: wireassign.v
Download wireassign.v
application/tkgate 58b

Message body not shown because it is not plain text.

  Wed Jun 13 12:35:05 2007 wsnyder [...] wsnyder.org - Fixed in 3.000 added
  Wed Jun 13 12:35:10 2007 wsnyder [...] wsnyder.org - Status changed from 'new' to 'resolved'